111 lines
2.8 KiB
C
111 lines
2.8 KiB
C
|
/* This file is part of the dynarmic project.
|
||
|
|
* Copyright (c) 2016 MerryMage
|
||
|
|
* SPDX-License-Identifier: 0BSD
|
||
|
|
*/
|
||
|
|
|
||
|
|
#pragma once
|
||
|
|
|
||
|
|
#include <array>
|
||
|
|
|
||
|
|
#include <xbyak.h>
|
||
|
|
|
||
|
|
#include "common/common_types.h"
|
||
|
|
|
||
|
|
namespace Dynarmic::Backend::X64 {
|
||
|
|
|
||
|
|
class BlockOfCode;
|
||
|
|
|
||
|
|
#ifdef _MSC_VER
|
||
|
|
#pragma warning(push)
|
||
|
|
#pragma warning(disable:4324) // Structure was padded due to alignment specifier
|
||
|
|
#endif
|
||
|
|
|
||
|
|
struct A32JitState {
|
||
|
|
using ProgramCounterType = u32;
|
||
|
|
|
||
|
|
A32JitState() { ResetRSB(); }
|
||
|
|
|
||
|
|
std::array<u32, 16> Reg{}; // Current register file.
|
||
|
|
// TODO: Mode-specific register sets unimplemented.
|
||
|
|
|
||
|
|
u32 upper_location_descriptor = 0;
|
||
|
|
|
||
|
|
u32 cpsr_ge = 0;
|
||
|
|
u32 cpsr_q = 0;
|
||
|
|
u32 cpsr_nzcv = 0;
|
||
|
|
u32 cpsr_jaifm = 0;
|
||
|
|
u32 Cpsr() const;
|
||
|
|
void SetCpsr(u32 cpsr);
|
||
|
|
|
||
|
|
alignas(16) std::array<u32, 64> ExtReg{}; // Extension registers.
|
||
|
|
|
||
|
|
static constexpr size_t SpillCount = 64;
|
||
|
|
alignas(16) std::array<std::array<u64, 2>, SpillCount> spill{}; // Spill.
|
||
|
|
static Xbyak::Address GetSpillLocationFromIndex(size_t i) {
|
||
|
|
using namespace Xbyak::util;
|
||
|
|
return xword[r15 + offsetof(A32JitState, spill) + i * sizeof(u64) * 2];
|
||
|
|
}
|
||
|
|
|
||
|
|
// For internal use (See: BlockOfCode::RunCode)
|
||
|
|
u32 guest_MXCSR = 0x00001f80;
|
||
|
|
u32 asimd_MXCSR = 0x00009fc0;
|
||
|
|
u32 save_host_MXCSR = 0;
|
||
|
|
s64 cycles_to_run = 0;
|
||
|
|
s64 cycles_remaining = 0;
|
||
|
|
bool halt_requested = false;
|
||
|
|
bool check_bit = false;
|
||
|
|
|
||
|
|
// Exclusive state
|
||
|
|
u32 exclusive_state = 0;
|
||
|
|
|
||
|
|
static constexpr size_t RSBSize = 8; // MUST be a power of 2.
|
||
|
|
static constexpr size_t RSBPtrMask = RSBSize - 1;
|
||
|
|
u32 rsb_ptr = 0;
|
||
|
|
std::array<u64, RSBSize> rsb_location_descriptors;
|
||
|
|
std::array<u64, RSBSize> rsb_codeptrs;
|
||
|
|
void ResetRSB();
|
||
|
|
|
||
|
|
u32 fpsr_exc = 0;
|
||
|
|
u32 fpsr_qc = 0; // Dummy value
|
||
|
|
u32 fpsr_nzcv = 0;
|
||
|
|
u32 Fpscr() const;
|
||
|
|
void SetFpscr(u32 FPSCR);
|
||
|
|
|
||
|
|
u64 GetUniqueHash() const noexcept {
|
||
|
|
return (static_cast<u64>(upper_location_descriptor) << 32) | (static_cast<u64>(Reg[15]));
|
||
|
|
}
|
||
|
|
|
||
|
|
void TransferJitState(const A32JitState& src, bool reset_rsb) {
|
||
|
|
Reg = src.Reg;
|
||
|
|
upper_location_descriptor = src.upper_location_descriptor;
|
||
|
|
cpsr_ge = src.cpsr_ge;
|
||
|
|
cpsr_q = src.cpsr_q;
|
||
|
|
cpsr_nzcv = src.cpsr_nzcv;
|
||
|
|
cpsr_jaifm = src.cpsr_jaifm;
|
||
|
|
ExtReg = src.ExtReg;
|
||
|
|
guest_MXCSR = src.guest_MXCSR;
|
||
|
|
asimd_MXCSR = src.asimd_MXCSR;
|
||
|
|
fpsr_exc = src.fpsr_exc;
|
||
|
|
fpsr_qc = src.fpsr_qc;
|
||
|
|
fpsr_nzcv = src.fpsr_nzcv;
|
||
|
|
|
||
|
|
exclusive_state = 0;
|
||
|
|
|
||
|
|
if (reset_rsb) {
|
||
|
|
ResetRSB();
|
||
|
|
} else {
|
||
|
|
rsb_ptr = src.rsb_ptr;
|
||
|
|
rsb_location_descriptors = src.rsb_location_descriptors;
|
||
|
|
rsb_codeptrs = src.rsb_codeptrs;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
};
|
||
|
|
|
||
|
|
#ifdef _MSC_VER
|
||
|
|
#pragma warning(pop)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
using CodePtr = const void*;
|
||
|
|
|
||
|
|
} // namespace Dynarmic::Backend::X64
|